StrixOS/build_soong
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge "Tweak ThinLTO inling heuristics in absense of PGO profile"

Browse Source
This commit is contained in:
Yi Kong
2020-09-23 04:31:42 +00:00
committed by Gerrit Code Review
parent d55be35331 2f5f16d574
commit 76a5ba81e2
1 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
cc/lto.go
View File

@@ -117,12 +117,11 @@ func (lto *lto) flags(ctx BaseModuleContext, flags Flags) Flags {
flags.Local.LdFlags = append(flags.Local.LdFlags, cachePolicyFormat+policy) flags.Local.LdFlags = append(flags.Local.LdFlags, cachePolicyFormat+policy)
} }
// If the module does not have a profile, be conservative and do not inline // If the module does not have a profile, be conservative and limit cross TU inline
// or unroll loops during LTO, in order to prevent significant size bloat. // limit to 5 LLVM IR instructions, to balance binary size increase and performance.
if !ctx.isPgoCompile() { if !ctx.isPgoCompile() {
flags.Local.LdFlags = append(flags.Local.LdFlags, flags.Local.LdFlags = append(flags.Local.LdFlags,
"-Wl,-plugin-opt,-inline-threshold=0", "-Wl,-plugin-opt,-import-instr-limit=5")
"-Wl,-plugin-opt,-unroll-threshold=0")
} }
} }
return flags return flags