StrixOS/build_soong
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge "Tweak ThinLTO inling heuristics in absense of PGO profile" am: 76a5ba81e2 am: 280fdb9610 am: 5499f46ea6 am: cb89f96bfc

Browse Source 
Original change: https://android-review.googlesource.com/c/platform/build/soong/+/1433954

Change-Id: I05c9c1ca64349bcc920d54608b27b234ebe0be5b
This commit is contained in:
Yi Kong
2020-09-23 06:17:46 +00:00
committed by Automerger Merge Worker
parent 749ccad37d cb89f96bfc
commit 90660c0815
1 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
cc/lto.go
View File

@@ -117,12 +117,11 @@ func (lto *lto) flags(ctx BaseModuleContext, flags Flags) Flags {
flags.Local.LdFlags = append(flags.Local.LdFlags, cachePolicyFormat+policy)
}
// If the module does not have a profile, be conservative and do not inline
// or unroll loops during LTO, in order to prevent significant size bloat.
// If the module does not have a profile, be conservative and limit cross TU inline
// limit to 5 LLVM IR instructions, to balance binary size increase and performance.
if !ctx.isPgoCompile() {
flags.Local.LdFlags = append(flags.Local.LdFlags,
"-Wl,-plugin-opt,-inline-threshold=0",
"-Wl,-plugin-opt,-unroll-threshold=0")
"-Wl,-plugin-opt,-import-instr-limit=5")
}
}
return flags